

FIG.1 PRIOR ART

20172016662001




FIG. 2 PRIOR ART




FIG. 3 PRIOR ART




FIG. 4 PRIOR ART




FIG. 5 PRIOR ART




FIG. 6 PRIOR ART

FIG. 7 PRIOR ART




FIG. 8






FIG.9





RMAIN_i : i-TH WORD LINE DRIVER
 RADD_i : i-TH ROW ADDRESS DECODER
 RDECAD_i : WORD LINE DRIVER SELECTING SIGNAL
 i=1,2,3,4, . . .

FIG. 13




FIG.14





FIG. 15



204720" 66662007




FIG. 17





FIG. 18



204T20" 666E400F




FIG. 24

READ OF EVEN PAGE DATA




FIG. 25

READ00

ODD PAGE

[illegible]

READ OF ODD PAGE DATA




FIG. 27

PROGRAM OPERATION OF EVEN PAGE DATA




FIG. 28

PROGRAM WHEN LSB, WLs NEIGHBORING SELECTED WL SET Vss
 PROGRAM COMPLETION DETECTION IS OPERATED TOO
 IN PERIOD CCLK1~10




FIG. 29

PROGRAM OF EVEN PAGE DATA (SUPPLY PROGRAM PULSE)




FIG. 30

VERIFY10 EVEN PAGE




FIG. 31

20073999.021402

PROGRAM OF EVEN PAGE DATA ("10" VERIFY READ)




FIG. 32

PROGRAM COMPLETION DETECTION

PERIOD CCLK5~9 IS OMITTED IN EVEN PAGE (NOTES: CCLK5=CCLK9)
PERIOD CCLK5~9 IS OPERATED IN ODD PAGE




FIG. 33

PROGRAM OF EVEN PAGE DATA (PROGRAM COMPLETION DETECTION)




FIG. 34

PROGRAM OPERATION OF ODD PAGE DATA




FIG. 35

204F20"666E200F

INTERNAL DATA LOAD 1ST/3RD QUARTER

CASE OF ODD PAGE PROGRAMMING ——— 1ST QUARTER
----- 3RD QUARTER




FIG. 36

20140720 16:56:20

INTERNAL DATA LOAD 2ND/4TH QUARTER

CASE OF ODD PAGE PROGRAMMING

—— 2nd QUARTER
 ---- 4th QUARTER




FIG. 37

PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 1ST QUARTER)





FIG. 38

PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 2ND QUARTER)




ODD PAGE DATA	"1"	"0"
CAP2ij	"H"	"L"
DTNij	"H"	"L"
EVEN PAGE DATA	"1"	"0"
CAP1ij	"L"	"H"

FIG. 39

204720" 666E2006

PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 3RD QUARTER)




EVEN PAGE DATA	"1" "0"
CAP1ij	"L" "H"
DTNij	"H" "L"

- > MOVEMENT OF ODD PAGE DATA
- > MOVEMENT OF EVEN PAGE DATA

FIG. 40


PROGRAM OF ODD PAGE DATA (INTERNAL DATA LOAD 4TH QUARTER)



ODD PAGE DATA	"1" "0"
CAP2ij	"H" "L"
DTNij	"H" "L"

EVEN PAGE DATA	"1" "0"
CAP1ij	"H" "L"

FIG. 41



20420"666200F

PROGRAM OF ODD PAGE DATA ("01" VERIFY READ)

- "11", "10"-PROGRAMMING → "H" (ODD PAGE DATA "1")
- "00", "01"-PROGRAMMING (DEFICIENT) → "L" (ODD PAGE DATA "0")
- "01"-PROGRAMMING (SUFFICIENT) → "H" (ODD PAGE DATA "0" → "1")
- * "00"-PROGRAMMING (SUFFICIENT) → "10"-PROGRAMMING (ODD PAGE DATA "0" → "1")




FIG. 43





FIG. 44

PROGRAM OF ODD PAGE DATA ("00" VERIFY READ)

- "11", "10"-PROGRAMMING → "H" (ODD PAGE DATA "1")
- "00", "01"-PROGRAMMING (DEFICIENT) → "L" (ODD PAGE DATA "0")
- "00"-PROGRAMMING (SUFFICIENT) → "H" (ODD PAGE DATA "0" → "1")
- * "01"-PROGRAMMING (SUFFICIENT) → "11"-PROGRAMMING (ODD PAGE DATA "0" → "1")



	"11", "10"– PROGRAMMING		"00"–PROGRAMMING		"01"–PROGRAMMING	
STATE OF SELECTED CELL	"11", "10"		"00" DEFICIENT	"00" SUFFICIENT	"01" DEFICIENT	"01" SUFFICIENT
BIT LINE	L	L	L	H	H OR L	H
DTN _{i j}			↓	↓		
(PERIOD REG1="H")	L	L	L	H	L	L
DTN _{i j}			↓	↓		
(PERIOD REG2="H")	H		L	H	L	H
	NO DATA CHANGE		CHANGE OF ODD PAGE DATA "0"→"1"		NO DATA CHANGE	
						TO LATCH CIRCUIT LATCH1 ←

FIG. 45

FIG. 45

201720"666200T




FIG. 46

ERASE COMPLETION DETECTION




FIG. 48

204F20"666200F




FIG. 49




FIG. 50




FIG. 51




FIG. 52




FIG. 53

FIG. 54





FIG. 55




FIG. 56




FIG. 58




FIG. 59




FIG. 60A




FIG. 60B




FIG. 60C




FIG. 60D




FIG. 62




FIG. 63




FIG. 64

201420" 565E2007

DATA LOAD




FIG. 65

SUPPLY OF PROGRAM PULSE




FIG. 66




FIG. 67




FIG. 68

TRANSFER OF PROGRAM DATA




FIG. 69

204120" 666E4.00T




FIG. 70

SUPPLY OF PROGRAM PULSE




FIG. 71




FIG. 72

VERIFY READ




FIG. 73




FIG. 74

	STEP1-1	STEP1-2	STEP1-3	STEP1-4	STEP1-5	STEP1-6	STEP1-7
TrNA1	ON	OFF	OFF	ON	OFF	OFF	OFF
TrNA2	OFF	ON	OFF	OFF	ON	ON	OFF
TrNA3	OFF	OFF	ON	OFF	OFF	OFF	OFF
TrNB1	OFF→ON	OFF	OFF	OFF→ON	OFF	OFF	ON
TrNB2	OFF	OFF→ON	OFF	OFF	OFF→ON	ON	OFF
TrNB3	OFF	OFF	OFF→ON	OFF	OFF	OFF	OFF
CellA1	DATA LOAD	DATA RETENTION	DATA RETENTION	REFRESH	REFRESH	PROGRAMMING	DATA TRANSFER FROM BLB1 TO DL
CellA2	DATA LOAD	DATA RETENTION	DATA RETENTION	REFRESH	REFRESH	PROGRAMMING	DATA RETENTION
CellA3	DATA LOAD	DATA RETENTION	DATA RETENTION	DATA LOAD	DATA RETENTION	PROGRAMMING	DATA RETENTION

DL : DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG.75

	STEP1-8	STEP1-9	STEP1-10	STEP1-11	STEP1-12
TrNA1	ON	OFF	OFF	OFF	OFF
TrNA2	OFF	OFF	ON	OFF	OFF
TrNA3	OFF	OFF	OFF	OFF	ON
TrNB1	OFF→ON	OFF	OFF	OFF	OFF
TrNB2	OFF	ON	OFF→ON	OFF	OFF
TrNB3	OFF	OFF	OFF	ON	OFF→ON
CellA1	VERIFY ----- DATA RETENTION -----				
CellA2	DATA RETENTION	DATA TRANSFER FROM BLB2 TO DL	VERIFY	DATA RETENTION	-----
CellA3	DATA RETENTION	DATA TRANSFER FROM BLB3 TO DL			VERIFY

DL : DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG. 76

	STEP1-13	STEP1-14	STEP1-15	STEP1-16	STEP1-17
TrNA1	OFF	ON	OFF	OFF	OFF
TrNA2	OFF	OFF	OFF	ON	ON
TrNA3	OFF	OFF	OFF	OFF	OFF
TrNB1	ON	OFF	OFF	OFF	OFF
TrNB2	OFF	OFF	ON	OFF	ON
TrNB3	OFF	OFF	OFF	OFF	OFF
CellA1	DATA TRANSFER FROM BLB1 TO DL	DATA TRANSFER FROM DL TO BLA1	DATA RETENTION	PROGRAMMING	
CellA2	DATA RETENTION	DATA TRANSFER FROM BLB2 TO DL	DATA TRANSFER FROM DL TO BLA2	PROGRAMMING	
CellA3		DATA RETENTION	PROGRAMMING		

DL : DATA LATCH (LATCH CIRCUIT IN DATA CIRCUIT)

FIG.77




FIG. 78